

Drain pin 2

Source pin 3

# SIPMOS<sup>®</sup> Power-Transistor Feature


- N-Channel
- Enhancement mode
- 175°C operating temperature
- Avalanche rated
- dv/dt rated

### **Product Summary**

V <sub>DS</sub>	100	V
R <sub>DS(on)</sub>	179	mΩ
I <sub>D</sub>	10.5	Α







Туре	Package	Ordering Code	Marking	Gate (
SPD11N10	P-TO252	-	11N10	pin <u>1                                   </u>
SPU11N10	P-TO251	-	11N10	

## **Maximum Ratings**, at $T_i = 25$ °C, unless otherwise specified

Parameter	Symbol	Value	Unit
Continuous drain current	I <sub>D</sub>		A
<i>T</i> <sub>C</sub> =25°C		10.5	
<i>T</i> <sub>C</sub> =100°C		-	
Pulsed drain current	I <sub>D puls</sub>	42	
<i>T</i> <sub>C</sub> =25°C			
Avalanche energy, single pulse	E <sub>AS</sub>	60	mJ
$I_{\rm D}$ =10.5 A , $V_{\rm DD}$ =25V, $R_{\rm GS}$ =25 $\Omega$			
Reverse diode d <i>v</i> /d <i>t</i>	d <i>v</i> /d <i>t</i>	6	kV/µs
/ <sub>S</sub> =10.5A, V <sub>DS</sub> =80V, d <i>i</i> /d <i>t</i> =200A/μs, 7 <sub>jmax</sub> =175°C			
Gate source voltage	V <sub>GS</sub>	±20	V
Power dissipation	P <sub>tot</sub>	48	W
<i>T</i> <sub>C</sub> =25°C			
Operating and storage temperature	T <sub>j</sub> , T <sub>stg</sub>	-55 +175	°C
IEC climatic category; DIN IEC 68-1		55/175/56	



## **Thermal Characteristics**

Parameter	Symbol		Values		
		min.	typ.	max.	
Characteristics					
Thermal resistance, junction - case	R <sub>thJC</sub>	-	-	3.1	K/W
Thermal resistance, junction - ambient, leaded	R <sub>thJA</sub>	-	-	100	
SMD version, device on PCB:	R <sub>thJA</sub>				
@ min. footprint		-	-	75	
@ 6 cm <sup>2</sup> cooling area <sup>1)</sup>		-	-	50	

## **Electrical Characteristics**, at $T_i$ = 25 °C, unless otherwise specified

Parameter	Symbol	Values			Unit
		min.	typ.	max.	
Static Characteristics					
Drain-source breakdown voltage	V <sub>(BR)DSS</sub>	100	-	-	V
V <sub>GS</sub> =0V, <i>I</i> <sub>D</sub> =1mA					
Gate threshold voltage, $V_{GS} = V_{DS}$	V <sub>GS(th)</sub>	2.1	3	4	
<i>I</i> <sub>D</sub> = 21 μA					
Zero gate voltage drain current	I <sub>DSS</sub>				μA
$V_{\rm DS}$ =100V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =25°C		-	0.01	1	
$V_{\rm DS}$ =100V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =125°C		-	1	100	
Gate-source leakage current	I <sub>GSS</sub>	-	1	100	nA
V <sub>GS</sub> =20V, V <sub>DS</sub> =0V					
Drain-source on-state resistance	R <sub>DS(on)</sub>	-	tbd	179	mΩ
V <sub>GS</sub> =10V, <i>I</i> <sub>D</sub> =-A					

<sup>1</sup>Device on 40mm\*40mm\*1.5mm epoxy PCB FR4 with 6cm<sup>2</sup> (one layer, 70  $\mu$ m thick) copper area for drain connection. PCB is vertical without blown air.



# SPD11N10 SPU11N10

# **Electrical Characteristics**, at $T_j = 25 \degree C$ , unless otherwise specified

Parameter	Symbol	Conditions	Values			Unit
			min.	typ.	max.	
Dynamic Characteristics						
Transconductance	9 <sub>fs</sub>	V <sub>DS</sub> ≥2* <i>I</i> D* <i>R</i> DS(on)max,	tbd	tbd	-	S
		I <sub>D</sub> =-A				
Input capacitance	C <sub>iss</sub>	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V,	-	tbd	tbd	pF
Output capacitance	C <sub>oss</sub>	<i>f</i> =1MHz	-	tbd	tbd	
Reverse transfer capacitance	C <sub>rss</sub>		-	tbd	tbd	
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DD</sub> =50V, V <sub>GS</sub> =10V,	-	tbd	tbd	ns
Rise time	<i>t</i> <sub>r</sub>	<i>I</i> <sub>D</sub> =10.5A, <i>R</i> <sub>G</sub> =27Ω	-	tbd	tbd	]
Turn-off delay time	t <sub>d(off)</sub>	*	-	tbd	tbd	1
Fall time	t <sub>f</sub>		-	tbd	tbd	]

# **Gate Charge Characteristics**

Gate to source charge	Q <sub>gs</sub>	V <sub>DD</sub> =80V, <i>I</i> <sub>D</sub> =10.5A	-	tbd	tbd	nC
Gate to drain charge	Q <sub>gd</sub>		-	tbd	tbd	
Gate charge total	Qg	V <sub>DD</sub> =80V, <i>I</i> <sub>D</sub> =10.5A,	-	tbd	tbd	
		V <sub>GS</sub> =0 to 10V				
Gate plateau voltage	V <sub>(plateau</sub>	V <sub>DD</sub> =80V, <i>I</i> <sub>D</sub> =10.5A	-	tbd	-	V

## **Reverse Diode**

Inverse diode continuous	I <sub>S</sub>	T <sub>C</sub> =25°C	-	-	10.5	A
forward current						
Inverse diode direct current,	/ <sub>SM</sub>		-	-	42	
pulsed						
Inverse diode forward voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, <i>I</i> <sub>F</sub> =10.5A	-	tbd	tbd	V
Reverse recovery time	<i>t</i> <sub>rr</sub>	V <sub>R</sub> =50V, <i>I<sub>F</sub>=I</i> S,	-	tbd	tbd	ns
Reverse recovery charge	Q <sub>rr</sub>	d <i>i</i> <sub>F</sub> /d <i>t</i> =100A/µs	-	tbd	tbd	nC



Published by Infineon Technologies AG, Bereichs Kommunikation St.-Martin-Strasse 53, D-81541 München © Infineon Technologies AG 1999 All Rights Reserved.

### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Reprensatives worldwide (see address list).

### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.